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Ian Burrows, Vitesse Semiconductor 
I Vitesse has established itself as one of the true success stories of the GaAs industry. In this article the company outlines its proprietary high integration digital galluim arsenide (H-CaAs) process, as well as the opening of the world’s first commercial 6-in CaAs wafer fab. 
‘tesse Semiconductor Corp, v founded in 1984, designs, develops and manufactures 
high bandwidth communications 
and automatic test equipment 
(ATE) integrated circuits (KS). The 
company’s growth is fuelled by the 
global need for higher capacity 
communications that is being dri- 
ven by the internet and applica- 
tions such as on-line video. 
Vitesse supplies telecom and 
datacom equipment manufacturers 
of synchronous optical network 
(SONET), synchronous digital hier- 
archy (SIX), Asynchronous 
Transfer Mode (ATM), gigabit eth- 
ernet and fibre channel with high 
speed, high complexity and low 
power dissipation devices. 
Vitesse has two fabrication fa- 
cilities. A newly built fabrication 
Figure 1. Unlike traditional GaAs 
processing, Vitesse says a typical MESFET 
structure using high integration digital 
galluim arsenide [H-GAS) allows for more 
layers and device complexity. 
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facility in Colorado Springs started 
producing volume supplies of ICS 
in early 1998. This was the world’s 
first facility to use Gin GaAs wafers 
to produce a large volume of high 
speed, low power gigabit ICs.This 
facility significantly increases the 
availability ofvitesse ICs, which are 
also fabricated at the company’s 
corporate headquarters in 
Camarillo, CA. 
As outlined below, Vitesse pio- 
neered the volume manufacturing 
process of high integration digital 
gallium arsenide @I-GaAs) gigabit 
per second VLSI. This proprietary 
process, which utilizes manufactur- 
ing techniques and equipment 
common to the manufacture of sili- 
con ICs, enables Vitesse to produce 
high bandwidth, low power ICs 
that operate at speeds significantly 
faster than those products using 
silicon CMOS. The company’s ex- 
tensive line of low cost, low power 
standard products has made 
Vitesse a dominant supplier of 
physical layer integrated circuits 
for high-performance communica- 
tion systems. 
Choosing H-GaAs 
In the mid-1980s, several compa- 
nies believed in the potential of 
GaAs ICs, and by the early 1990s 
technology had been developed to 
make commercial ICs a reality 
While some used the traditional 
process developed in the aero- 
space industry, Vitesse developed a 
proprietary process called high-in- 
tegration GaAs (H-GaAs) which in- 
corporates standard silicon pro- 
cessing techniques to the manufac- 
ture of GaAs VLSI products.Table 1 
outlines the properties of each 
process - silicon, traditional GaAs 
and H-GaAs. 
H-GaAs solved two major prob- 
lems that had prevented GaAs ICs 
from receiving wide acceptance: 
process complexity and cost. 
Today, the H-GaAs process is used 
to manufacture VLSI products that 
have a million transistors, embed- 
ded memory, transducers and de- 
tectors, all at competitive pricing 
to silicon products. GaAs ICs have 
now reached the point where 
‘light to CMOS’ fibre communica- 
tion solutions are available today 
and have created truly integrated 
circuits with optoelectronics, digi- 
tal and analog circuits all on the 
same substrate. 
The H-GaAs process produces 
GaAs ICs that operate at 2.5 Gb.a’ 
and 10 Gb.s’ whereas traditional 
CMOS technology provides switch- 
ing element ICs with data rates of 
100-200 Mb.s’. The demand for 
more bandwidth will continue as 
data and telecommunication needs 
continue to grow at an alarming 
rate. 
H-GaAs technology is based on 
the proven silicon MOS manufactur- 
ing methods in use at the time of its 
development in the mid-1980s. The 
goal was to create robust, high 
speed FETs with multilevel alumini- 
um interconnects that operated at 
low power and were competitive 
with bipolar, BiCMOS and tradition- 
al GaAs technologies. 
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Figure 2. The use of l-l-GaAs allows for the integration of mu/tip/e functions onto a single chip, surpassing that of traditional GaAs processing. 
T ‘able 1. Comparison of fabrication processes create a dielectric ‘spacer’ alon E 
Each of these ‘mainstay’ process- 
es pose particular challenges. For 
example, Si bipolar technology is 
confronted with manufacturing 
complexity, large die size and high 
power.The traditional GaAs process 
is unable to achieve large scale cir- 
cuit integration due to the require- 
ment for gold-based gates, contacts 
and interconnects and restrictions 
in circuit layout due to the FET ori- 
entation and does not allow for in- 
terconnect metal over gates. For 
example, the FET layout orientation 
is typically limited to one direction 
whereas in H-GaAs, the FET is laid 
out in two directions, facilitating 
better packing density In addition, 
traditional GaAs does not allow in- 
terconnect metals to pass over the 
FET, thereby limiting the complexi- 
ty of the chip. Instead, it requires 
techniques such as liftoff or ion mill 
to define the metal levels, which 
do not lend themselves to VLSI 
manufacturing. 
H-GaAs processing 
The gate of a MESFET is a refracto- 
ry metal (tungsten), which is rela- 
tively easy to defme and etch 0.5 
ym gate lengthsThis provides a re- 
liable, stable Schottky diode and 
MESFET. To optimize FET perfor- 
mance, unlike traditional GaAs pro- 
cessing, H-GaAs uses a self-aligned 
gate method in a similar manner to 
MOSFET processing. The key re- 
quirement is to achieve a low 
source-drain resistivity while main- 
taining a high gate-drain break- 
down voltage. This is done by 
lightly doping the source/drain re- 
gion n-type, followed by a deposi- 
tion and etchback process to 
the edge of the gate.The spacer ef- 
fectively confines the heavy N+ im- 
plant to ensure that doping next to 
the gate edge is kept light, provid- 
ing higher breakdown voltages. 
Since the rest of the open active ar- 
eas receive the N+ implant, the 
contact resistance is low. 
One of the key differences be- 
tween GaAs and Si processing is a 
special capping dielectric layer re- 
quired to prevent arsenic dissociat- 
ing from the substrate during 
thermal anneals. Traditional GaAs 
has used silicon nitride (sputtered, 
PECVD) and silicon oxynitride 
(PECVD). H-GaAs uses a PECVD sil- 
icon nitride film that has been opti- 
mized to control stress, index and 
thickness. Without this film the 
FET would essentially be de- 
stroyed. The H-GaAs approach has 
demonstrated cleaner deposition 
and easier control. 
After contact openings are 
made to the source/drain regions 
the H-GaAs uses a proprietary de- 
posited contact metal to provide 
low resistance source/drain con- 
tacts for the MESFET.This provides 
a contact to GaAs with better tem- 
perature stability and improved re- 
liability Si processing does not 
require a special separate contact 
metal depostion, the metal 1 that is 
deposited usually has a barrier 
metal, but make direct contact to 
the substrate. In comparison, tradi- 
tional GaAs processes are more 
complex using a Au/Ge/Ni contact 
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Figure 3. Vifesse’s 6-h GaAs fab is located in Colorado Springs. 
metal which is evaporated over 
openings in resist with subsequent 
liftoff in a solvent. 
Following the deposition of the 
contact layer, the basic H-GaAs 
MESFET process is complete and 
the wafer is ready for the intercon- 
nect process. Traditional GaAs is 
limited to less complex structures 
with only two metal layers and 
therefore lacks the functionality of 
devices processed using the H- 
GaAs approach, which can have as 
many as four metal layers. For ex- 
ample, using the H-GaAs process, a 
1Gbit multiplexer with clock gen- 
erator and laser driver can be in- 
corporated onto a single chip 
(Figure 2). On the other hand with 
traditional GaAs processing, each 
function would be processed on a 
separate chip.The total numbers of 
layers using the H-GaAs process is 
13 to 15 layers; CMOS typically re- 
quires -17 layers. In comparison, 
traditional GaAs is limited to nine 
to 11 layers. 
H-GaAs interconnects 
H-GaAs interconnect formation us 
es standard PECVD oxide films and 
spin on glass (SOG) planarization 
to provide low capacitance insula- 
tion between interconnecting alu- 
minium-based metal lines with 
refractory metal barriers. This is 
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similar to Si processing of the late 
1980s. Surprising is the amount of 
relatively old process techniques 
used to fabricate such high perfor- 
mance devices.This is a reflection 
on the inherent advantages of 
GaAs and helps to keep the 
process relatively simple.The tradi- 
tional GaAs process is rather intri- 
cate and uses gold base 
interconnects with titanium/plat- 
inum barriers that require liftoff or 
ion milling to define. This severely 
limits circuitry to less complex de- 
signs. In contrast, by using the 
NMOS-like interconnect process, 
H-GaAs can incorporate up to four 
levels of interconnect metal, pro- 
viding signal and power distribu- 
tion paths in a similar manner to Si 
processes. In addition, the H-GaAs 
process can be run with a lower 
capacitance process by incorporat- 
ing polyimide interlevel metal di- 
electric as an alternative to SiO,. 
Into the future 
By producing communications ICs 
that surpass the performance con- 
straints of silicon technologies, 
Vitesse meets the needs of high- 
speed communications markets 
in the volume production of 
622 Mb.s~‘, 1.0 Gb.s-‘, 1.25 Gb.s-‘, 
2.5 Gb.sr and 10 Gb.s’ ICs. The 
company has a worldwide customer 
base boasting many of the largest 
manufacturers in each of the indus 
tries it supplies, including Lucent, 
Alpha, Seagate, Hitachi,Alcatel, NEC, 
Tellabs, Schlumberger, andTeradyne. 
For the past five years, H-GaAs 
production growth has exceeded 
60% per year. The foundations for 
future growth have also been laid 
with the opening of the world’s 
first commercial Gin GaAs produc- 
tion plant, the Pierre Lamond 
Wafer Fabrication Facility in 
Colorado Springs, just over a year 
ago. The cleanroom is a 1350 m2 
design with a sub-fab.The relatively 
small size provided many cost sav- 
ings because standard off-the-shelf 
facility equipment could be used. 
Vitesse was able to use some of the 
latest silicon processing equip-. 
ment designed for processing &in 
material with modfications to 
process its Gin GaAs wafers. In ad- 
dition, blowers could be located 
on the side of the fab rather than 
over the ceiling resulting in sign& 
cantly quieter operation. 
From ground breaking to first 
yielding production wafers was 15 
months with a total investment of 
US$85 million, including $25 mil- 
lion for the building. For the transi- 
tion from 4in to Gin wafers, the 
H-GaAs process scaled relatively 
easily. Indeed, in many cases probe 
yields have already met and exceed 
levels obtained in Vitesse’s 4-in fa- 
cility in Camarillo. Together with 
the advanced equipment set, a con- 
siderable cost advantage over bipo- 
lar processes such as Emitter 
Coupled Logic (ECL), traditional 
GaAs and SiGe was realized. 
Vitesse posted revenues of 
$175.1 million and net income of 
$52.9 million in fiscal 1998.The suc- 
cess of the Gin facility is set to fur- 
ther boost those figures in 1999. 
Contact Vitesse Semiwnductor 
Carp, 
741 Calle Piano, Camarillo, CA 
93012, USA. 
Tel: + 1-805-388-7452. 
Fax: + l-805:987-5896. 
E-mail: ito@vitesse.com. 
